In this research, we have carried out a systematic investigation of the electrical degradation of RF power PHEMTs. By examining devices with different geometries as well as a variety of test structures, our research confirms previous observations of degradation under the gate of the device. We have also identified for the first time a mechanism that affects the source. Additionally, we convincingly show that impact ionization (11) is not directly responsible for drain degradation. Instead, we find that a hot-electron (HE)-induced chemical reaction at the surface of the drain, coupled with contact degradation appear to be the mechanisms responsible for the drain damage.
Introduction
GaAs PHEMTs are widely used in RF power applications.
A major concern with these devices is their gradual degradation under prolonged high-voltage biasing. Two distinct degradation phenomena have been identified charge modulation occurring under the gate [I] and more critically, drain resistance.degradation [2-41. This is often attributed to I1 (though the detailed mechanisms have not been spelled out) or HE trapping in the passivation layer over the extrinsic drain [3, 5, 61. The latter explanation appears unconvincing because surface Fermi-level pinning largely screens out the electrical properties of the semiconductor 6om the charge state of the insulator. Other HE-related mechanisms (such as interface trap creation, as described in [4]) have been proposed, but these have not been widely investigated in PHEMTs. The confusion ahout the physical origin of Ro degradation prevents the development of an effective solution to this problem.
Experimental
In this study, a set of experimental, double-recessed PHEMTs (L, = 0.25 pm, W, = 100 pm; fT -40-50 GHz, BVOG,ow -12-15 V) were electrically stressed. Unless specified, our experiments took place in air and at 300K. A stressing scheme that keeps 11 constant was utilized (constant Io, constant V, . +VT) [7]. A bias-stepping scheme was employed to maximize productivity. During stressing, the devices were characterized at regular intervals using a benign but comprehensive test suite [SI, 191. We also examined special transmission-line model (TLM) structures, which will be described in Section 4.
Results and Discussion: PHEMTs
Our results showed several forms of degradation in PHEMTs, most significantly in Ro, &, and VT. After initial short transients, Ro increased (Fig. l) , & decreased (Fig. I) , and V, shifted negative (Fig. 2) We find that IDS> increases in a manner that correlates directly with the shift in VT, as shown in [9]. I, , also increases due to the Vr shift, but much less than 1~~~. Also, at higher stressing voltages, this increase becomes outweighed by another mechanism which causes I, , to decrease. This decrease correlates with the sharp increase in RD seen in Fig. 1 . This suggests that I, , is also affected by the same mechanism that causes the R~degradation, as discussed in [ 111. In order to investigate the role of I1 in device degradation, we examined the impact of stressing current. We found that even a small increase in ID (Fig. 4 ) significantly accelerated the degradation (very dramatically for Ro, less so for Rs). Current stepstressing measurements showed that Rn degradation was strongly superlinear in ID (Fig. 5) , which is inconsistent with an 11-related mechanism. For &, once its initial change was exhausted, no further changes were produced by increasing ID (Fig. 5) . In contrast, AV, steadily followed the increase in stressing lo (Fig. 6). I, , , like RO, also displayed a superlinear dependence on Iu (not shown). The effect of atmosphere on PHEMT degradation was also investigated. We found that in N2, Rn degradation slows down (Fig. 8) 
Results and Discussion: TLMs
In order to isolate all the mechanisms involved, we performed experiments on special-purpose TLM structures (Fig. 9) . These are the same as PHEMTs, but without a gate. Thus, they are characterized by only two figures of merit-R, the low-field resistance, and I,, the high-field saturation current. The TLMs allowed us to study the impact of specific device features, such as the extent of exposed surfaces of the n+ GaAs layer (TLMS), the nGaAs layer (TLM2), and the AlGaAs layer (TLM6). We also designed a 'Yapped" TLM (TLM4) that enabled u5 to separate the degradation on the source (anode) h m that on the drain (cathode) of the TLM. TLM4, like the other single-recess TLMs, showed two degradation regimes (Fig. IO) . Initially, R decreases and I,, increases. At a later stage, R increases while I,, remains rather constant. The frst regime can be explained by an increase in sheet-carrier concentration, n,, while the second regime suggests ohmic contact degradation. The voltage "tap" in TLM4 allowed us to separate R in its two components associated, respectively, with each half of the device. We call these the "source" and "drain" resistances ( Fig. 1 I) . This enabled us to conclude that the observed increase in n, in the fust regime was concentrated on the source side, and that it was mostly the drain contact that was degrading during the second regime. A double-recessed TLM in which the AlGaAs layer is exposed (TLM6, Fig. 9 ) put in evidence a third degradation regime; at high voltages, I,, starts to decrease while R continues to increase (Fig. 12 ). This suggests a degradation of n, on the drain side of the TLM, associated with the exposed AlGaAs layer.
The advanced regimes of degradation are found to be alleviated in an N1 environment (Fig. 12) ; this is also observed in the single-recessed TLMs. Also, all changes in R and I,, in the TLMs (which have no gate) are nonrecoverable. Light emission experiments have furthermore revealed a significant decrease in I1 in the TLMs as a result of stressing. All these observations bear a remarkable correlation with those in PHEMTs.
We also examined the effect of temperature on TLM degradation. Identical step-stressing experiments were performed on single-recessed TLMs (type TLMS) at three different temperatures (25, 75, and 125 "C) in a nitrogen environment. Before any stressing, it was confirmed that .
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Conclusions
The combination of all experiments obtained in this work suggests a picture in which electrical degradation affects the source, gate and drain of the PHEMTs in different and uncorrelated ways. The decrease in & (never reported before) is due to an increase in n, on the source, which is accelerated with temperature. The increase in Ro arises from a decrease in n, on the draii, plus a degradation of the drain ohmic contact. Both of these drain-degrading mechanisms are surface-related and temperaturedependent, thus possibly indicating moisture-induced corrosion of the semiconductor surface. Specifically, damage could possibly be occurring on the AlGaAs layer adjacent to the gate (thereby leading to an n, decrease), and on the n+ GaAs layer adjacent to the drain contact (leading to contact degradation). Only hot electrons can contribute to this process, since it takes over 1 eV for channel electrons to overcome the surface barrier. Finally, AVT is consistent with hole trapping under the gate, as previously identified [l] . The understanding developed in this work should be instrumental towards developing effective solutions to these problems.
